
5.2 Exception Processing Registers

Figure 5-7 shows the fields of this register; Table 5-5 describes the Cause register fields. A 5-bit exception code (ExcCode) indicates one of the causes, as listed in Table 5-6.
All bits in the Cause register, with the exception of the IP(1:0) bits, are read-only; IP(1:0) are used for software interrupts.
Table 5-5 Cause Register Fields ![]()
Figure 5-7 Cause Register Format
Table 5-6 Cause Register ExcCode Field ![]()





Generated with CERN WebMaker
![]()