
5.2 Exception Processing Registers

When the value of the Count register equals the value of the Compare register, interrupt bit IP(7) in the Cause register is set. This causes an interrupt as soon as the interrupt is enabled.
Writing a value to the Compare register, as a side effect, clears the timer interrupt.
For diagnostic purposes, the Compare register is a read/write register. In normal use however, the Compare register is write-only. Figure 5-4 shows the format of the Compare register.
Figure 5-4 Compare Register Format





Generated with CERN WebMaker
![]()