B FPU Instruction Set Details

NEG.fmt fd, fs

Description:

The contents of the FPU register specified by fs are interpreted in the specified format and the arithmetic negation is taken (polarity of the sign-bit is changed). The result is placed in the FPU register specified by fd.

The negate operation is arithmetic; an NaN operand signals invalid operation.

This instruction is valid only for single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the Status register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the Status register equals one, both even and odd register numbers are valid.

Operation:

Exceptions:

Coprocessor unusable exception
Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception
Invalid operation exception

Generated with CERN WebMaker