
A CPU Instruction Set Details

TLT rs, rt
Description:
The contents of general register rt are compared to general register rs. Considering both quantities as signed integers, if the contents of general register rs are less than the contents of general register rt, a trap exception occurs.
The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.
Exceptions:
Trap exception





Generated with CERN WebMaker
![]()