A CPU Instruction Set Details

SW rt, offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of general register rt are stored at the memory location specified by the effective address.

If either of the two least-significant bits of the effective address are non-zero, an address error exception occurs.

Operation:

Exceptions:

TLB refill exception TLB invalid exception
TLB modification exception Bus error exception
Address error exception

Generated with CERN WebMaker