3. The CPU Pipeline
3.3 Load Delay
The completion of a load at the end of the DS pipeline stage produces an operand that is available for the EX pipeline stage of the third subsequent instruction.
Figure 3-4 shows the load delay of two pipeline stages.
Figure 3-4 CPU Pipeline Load Delay
Copyright 1996, MIPS Technologies, Inc. -- 21 MAR 96
Generated with CERN WebMaker
