A CPU Instruction Set Details



Format:

MTCz rt, rd

Description:

The contents of general register rt are loaded into coprocessor register rd of coprocessor z.

Operation:

Exceptions:

Coprocessor unusable exception

*Opcode Bit Encoding:

Copyright 1996, MIPS Technologies, Inc. -- 21 MAR 96

Generated with CERN WebMaker
statistics