3. The CPU Pipeline
load delay of two cycles. The three-cycle branch delay is a result of the branch comparison logic operating during the EX pipeline stage of the branch, producing an instruction address that is available in the IF stage, four instructions later.
Figure 3-3 illustrates the branch delay.
Figure 3-3 CPU Pipeline Branch Delay
