A CPU Instruction Set Details



Format:

MFC0 rt, rd

Description:

The contents of coprocessor register rd of the CP0 are loaded into general register rt.

Operation:

Exceptions:

Coprocessor unusable exception

Copyright 1996, MIPS Technologies, Inc. -- 21 MAR 96

Generated with CERN WebMaker
statistics