A CPU Instruction Set Details
Description:
The contents of general register rs and the contents of general register rt are added to form the result. The result is placed into general register rd.
An overflow exception occurs if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.
This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.
Operation: 
Exceptions:
Integer overflow exception
Reserved instruction exception (R4000 in 32-bit mode)
Generated with CERN WebMaker
