6. Floating-Point Unit
6.7 FPU Instruction Pipeline Overview
The FPU provides an instruction pipeline that parallels the CPU instruction pipeline. It shares the same eight-stage pipeline architecture with the CPU (see Chapter 3).
Copyright 1996, MIPS Technologies, Inc. -- 21 MAR 96
Generated with CERN WebMaker
